Design of an application specific instruction set processor for a universal bitstream codec
نویسندگان
چکیده
منابع مشابه
Application Specific Cache Simulation Analysis for Application Specific Instruction set Processor
An Efficient Simulation of application specific instruction-set processors (ASIP) is a challenging onus in the area of VLSI design. This paper reconnoiters the possibility of use of ASIP simulators for ASIP Simulation. This proposed study allow as the simulation of the cache memory design with various ASIP simulators like Simple scalar and VEX. In this paper we have implemented the memory confi...
متن کاملInstruction Set Usage Analysis for Application-Specific Systems Design
The manner in which the resources of a microprocessor are used affects its performance, power consumption and size. In this work we show how increasing the size of a processor’s instruction set, in turn, increases the amount of hardware needed to implement that processor. We also study how efficiently the hardware resources of four processor architectures are used by measuring the static instru...
متن کاملAn application specific instruction set processor based implementation for signal detection in multiple antenna systems
An application specific instruction set processor based implementation for signal detection in multiple antenna systems. Porto, the institutional repository of the Politecnico di Torino, is provided by the University Library and the IT-Services. The aim is to enable open access to all the world. Please share with us how this access benefits you. Your story matters. Abstract In comparison to sin...
متن کاملan application of fuzzy logic for car insurance underwriting
در ایران بیمه خودرو سهم بزرگی در صنعت بیمه دارد. تعیین حق بیمه مناسب و عادلانه نیازمند طبقه بندی خریداران بیمه نامه براساس خطرات احتمالی آنها است. عوامل ریسکی فراوانی می تواند بر این قیمت گذاری تاثیر بگذارد. طبقه بندی و تعیین میزان تاثیر گذاری هر عامل ریسکی بر قیمت گذاری بیمه خودرو پیچیدگی خاصی دارد. در این پایان نامه سعی در ارائه راهی جدید برای طبقه بندی عوامل ریسکی با استفاده از اصول و روش ها...
an integrated temporal partitioning and mapping framework for improving performance of a reconfigurable instruction set processor
reconfigurable instruction set processors allow customization for an application domain by extending the core instruction set architecture. extracting appropriate custom instructions is an important phase for implementing an application on a reconfigurable instruction set processor. a custom instruction (ci) is usually extracted from critical portions of applications and implemented on a reconf...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2014
ISSN: 1349-2543
DOI: 10.1587/elex.11.20141047